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Abstract
Genetic Programming (GP) is a computationally inten-
sive technique which also has a high degree of natural
parallelism. Parallel computing architectures have be-
come commonplace especially with regards Graphics Pro-
cessing Units (GPU). Hence, versions of GP have been
implemented that utilise these highly parallel comput-
ing platforms enabling significant gains in the computa-
tional speed of GP to be achieved. However, recently
a two dimensional stack approach to GP using a multi-
core CPU also demonstrated considerable performance
gains. Indeed, performances equivalent to or exceeding
that achieved by a GPU were demonstrated. This paper
will demonstrate that a similar two dimensional stack ap-
proach can also be applied to a GPU based approach to
GP to better exploit the underlying technology. Perfor-
mance gains are achieved over a standard single dimen-
sional stack approach when utilising a GPU. Overall, a
peak computational speed of over 55 billion Genetic Pro-
gramming Operations per Second are observed, a two fold
improvement over the best GPU based single dimensional
stack approach from the literature.
1 Introduction
Genetic Programming (GP) (Koza, 1992) is an auto-
mated programming technique whereby improved pro-
grams are generated using the principles of evolutionary
processes. GP can be considered a highly computation-
ally intensive algorithm which is mainly due to the fact
that traditionally an interpreter is used to evaluate candi-
date GP programs. An interpreter is a slower methodol-
ogy of running a program due to a conditional statement
being required at each program step in order to establish
which instruction should be executed. Moreover, the can-
didate GP programs are often re-interpreted over many
fitness cases especially in the case of classification or re-
gression tasks. Additionally, GP is a population based
approach with traditionally a large number of candidate
GP programs making up the population.
Subsequently, given this high degree of computational
complexity, improving the execution speed of GP has
been extensively studied. Indeed, GP is naturally par-
allel through its population based approach and its use
of multiple fitness cases. As such, considerable per-
formance gains have been achieved by evaluating both
fitness cases and differing candidate GP programs si-
multaneously by utilising parallel computing technology.
With parallel computing becoming ubiquitous with the
development of many-core Graphics Processing Units
(GPUs) in desktop computers, significant improvements
in the execution speed of GP have been achieved. How-
ever, a recent work has demonstrated equal performance
with GPU approaches to GP when using a multi-core
CPU (Chitty, 2012) even though GPUs have consider-
ably greater computational power. This performance was
primarily achieved by reducing the interpreter overhead
by considering multiple fitness cases at each step of a
given interpreted program through the use of a two di-
mensional stack. This approach also better exploited fast
cache memory which is also beneficial to improving exe-
cution speed.
Given the success of this model, this paper will investi-
gate applying a two dimensional stack model for the pur-
poses of GPU based GP with the aim of improving the
computational performance by reducing the interpreter
overheads and better exploitation of fast cache memory.
The paper is laid out as follows: Section 2 will introduce
GPU technology and Section 3 will review GP implemen-
tations that exploit modern parallel hardware. Section 4
will introduce the two dimensional stack model and the
application to a GPU based GP approach. Section 5 will
introduce using a linear GP representation which will con-
siderably reduce stack operations which will further ben-
efit the two dimensional stack model. Section 6 will con-
sider further improvements in the use of extended data
types and the register file.
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2 Graphics Processing Unit Ar-
chitecture
Modern many-core GPUs have considerable computing
capability. This is achieved through the use of thou-
sands of Single Instruction Multiple Data (SIMD) pro-
cessors enabling massive parallelism to be achieved. Pri-
marily, this processing power is designed for the simula-
tion of realistic graphics required by modern computer
games. However, this technology has also been harnessed
for high performance computing needs with considerable
gains having been realised for many computationally in-
tensive algorithms. There are two main manufactures of
GPUs, NVidia and AMD. This paper will focus on NVidia
GPUs specifically the Kepler version of the NVidia GPU,
the GK104.
The Kepler GPU consists of up to eight streaming
multiprocessors known as an SMX. Under each SMX
there are 192 SIMD Stream Processors (SP) which are
restricted to executing the same instruction simultane-
ously, a SIMD operation. However, SPs operating under
differing SMX can execute differing instructions during
the same clock cycle. This provides a limited level of
Multiple Instruction Multiple Data (MIMD) capability.
Each SMX can execute up to 2048 threads simultane-
ously. Threads are executed in batches of 32 known as a
warp.
In terms of memory, the GK104 has both off-chip and
on-chip memory. Off-chip memory refers to memory
which is located on the GPU board. On-chip memory
refers to memory that is located on each SMX proces-
sor. There are two main off-chip memory types, global
memory and local memory. Global memory is accessible
by all threads executing under all SMX. This memory is
stored in 32 banks with consecutive memory addresses
stored in differing banks. The advantage of this is that if
all 32 threads of a warp request a memory location each
of which is held in a differing bank, then all the memory
requests can be served faster using a single memory fetch
operation. However, if differing threads request a memory
location from the same bank this will take multiple mem-
ory fetch operations which will slow performance. Thus
for fast global memory access, threads must access this
global memory in a contiguous manner. This means that
a given thread does not access consecutive memory loca-
tions unless all threads of a warp are accessing the same
memory location simultaneously. A second memory area
that is located off-chip is known as local memory. This is
private to each thread of execution and as such does not
need to be accessed in a contiguous manner.
On-chip memory is located on each SMX and is 64KB
in size. As it is located on-chip it has considerably faster
access speeds than off-chip memory. On-chip memory
is used for both shared memory and L1 cache memory.
Shared memory can be accessed by all threads execut-
ing under an SMX which as with global memory must
be accessed contiguously. L1 cache memory is not di-
rectly addressable but is used to cache local memory ac-
cesses. Global memory accesses are not cached in the L1
cache but in the off-chip L2 cache. The size of shared and
L1 cache memory can be configured into three sizes. A
preference for shared memory configures 48KB of shared
memory and 16KB for L1 cache. A preference for L1
cache memory configures 48KB for the L1 cache and
16KB for the shared memory. Finally, an equal preference
configures each memory type to have 32KB of storage.
3 Accelerating Genetic Program-
ming
Genetic Programming (GP) (Koza, 1992) is well known
as being a computationally intensive technique through
the evaluation of thousands of candidate GP programs
often over large numbers of fitness cases. However, the
technique is naturally parallel with both candidate GP
programs and fitness cases being capable of being evalu-
ated independently. Evaluating candidate GP programs
in parallel is known as a population parallel approach and
evaluating fitness cases in parallel is known as a data par-
allel approach. In fact, GP can be described as “em-
barrassingly parallel” due to these two differing degrees
of parallelism. Subsequently, the technique is a natural
candidate for parallelisation in order to improve the ex-
ecution speed. An early implementation by Tufts (1995)
implemented a data parallel approach to GP whereby
the fitness cases were evaluated in parallel by multiple
instances of candidate GP program executing on a su-
percomputer. Juille´ and Pollack (1996) implemented a
Single Instruction Multiple Data (SIMD) model of GP
whereby multiple candidate solutions were evaluated in
parallel, using a MASPar MP-2 computer. Andre and
Koza (1996) used a network of transputers with a sep-
arate population of candidate solutions evolved on each
transputer with migration between the populations, an
island model. Niwa and Iba (1996) implemented a dis-
tributed parallel implementation of GP, also using an is-
land model, executed over a Multiple Instruction Multiple
Data (MIMD) parallel system AP-1000 with 32 proces-
sors.
However, the first implementations of GP to harness
the processing power of GPUs were Chitty (2007) and
Harding and Banzhaf (2007). Both compiled individual
candidate programs into a GPU kernel to be executed.
Candidate GP programs were evaluated in a sequential
fashion on the GPU with the parallelisation arising at
the fitness case level, a data parallel approach. However,
due to the length of time it took to compile individual
candidate programs, it was noted by both papers that a
large number of fitness cases were required to offset the
time penalty of performing the compilation step. Thus
significant gains in computational speed over a standard
GP implementation of up to 95 fold were demonstrated
for problems with large numbers of fitness cases. Lang-
don and Banzhaf (2008) were the first to implement a
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more traditional interpreter based approach to GP that
operated on a GPU. This approach exploited the fact that
the interpreter could operate in a SIMD manner with the
same instruction being executed at the same time on each
processor when evaluating a single GP program. How-
ever, the cost of executing an interpreter had an impact
on the speed and hence only a 7-12 fold performance gain
could be achieved over a CPU approach. Langdon and
Banzhaf (2008) also introduced a performance measure
known as Genetic Programming operations per second
(GPop/s) to demonstrate the speed of a given GP im-
plementation. This is calculated as the total number of
nodes of all the GP trees evaluated over the evolution-
ary process multiplied by the number of fitness cases and
divided by the total runtime of the GP approach.
In 2007 NVidia released the Compute Unified Device
Architecture language (CUDA) specifically aimed at ex-
ecuting computationally intensive tasks on a GPU. One
of the first GP works to make use of the CUDA language
was that of Robilliard et al. (2008) who used the CUDA
toolkit to implement a traditional interpreter based ap-
proach. However, in this case, fitness cases were eval-
uated in parallel (data parallel) as were candidate pro-
grams (population parallel). This is achieved by NVidia
introducing up to eight multi-processors (SMX) into their
hardware which the SIMD processors (SPs) are grouped
under. The SIMD SP processors under a given SMX must
execute the same instruction at the same time. However,
SP processors grouped under one SMX can execute dif-
fering instructions from those under another SMX. Sub-
sequently, this enables different candidate programs to
be interpreted in parallel by each multi-processor. The
authors exploit this with an approach known as BlockGP
whereby threads are separated into blocks and each block
executes under a differing SMX and evaluate a differing
candidate program with each thread in a block testing
against a differing fitness case. An eighty fold improve-
ment over a CPU based approach was demonstrated for
a symbolic regression problem. Robilliard et al. (2009)
later demonstrate the advantage of the BlockGP ap-
proach over an implementation whereby differing threads
of execution evaluate differing candidate programs. This
approach is known as ThreadGP. Moreover, an improve-
ment to the BlockGP approach is used whereby the in-
structions of each candidate GP program being evaluated
by a block of threads is placed in shared memory. Since
threads will re-evaluate candidate programs for multiple
fitness cases, placing the candidate programs in shared
memory improves the access speed when fetching instruc-
tions. A peak performance of 4 billion GPop/s is observed
using this model.
Further CUDA approaches to GP have been consid-
ered. Lewis et al. (2009) interleaved CPU operations with
the evaluations on a GPU to achieve a maximum perfor-
mance gain of 3.8 billion GPop/s. Maitre et al. (2010)
achieved significant speedups even when using small num-
bers of fitness cases by using efficient hardware schedul-
ing in CUDA. A speedup of up to 250x is achieved over a
serial CPU implementation. Langdon (2010) used a simi-
lar approach to BlockGP with the 37 multiplexer problem
achieving a maximal speed of 254 billion GPop/s through
bit level parallelism. As the problem under consideration
is a boolean problem by using 32 bit floats an extra 32x
parallelism can be achieved. This is also known as sub-
machine-code GP (Poli and Langdon, 1999). Addition-
ally, a key difference in the work was that the stack was
placed in the faster shared memory rather than the slower
local memory. Cano et al. (2012) implemented a contigu-
ous GP evaluation model evaluating three differing GP
schemes using both a multi-core CPU and two GPUs. A
maximal performance gain of 820 fold is achieved using
two GPUs over a serial Java CPU approach. Cano et
al. (2013) further extend this work to the evaluation of
association rules achieving up to 67 billion GPop/s when
using two GPUs. Cano and Ventura (2014) also consider
an additional level of parallelism at the level of individual
subtrees of a GP tree. If two subtrees are independent
of one another their output values can be generated in
parallel. A maximum speed of 22 billion GPop/s was ob-
served using this technique and a maximum speedup of
3.5x over a standard approach to GPU based GP. Chitty
(2014) investigated extracting the best performance from
GPUs for the purposes of GP by exploiting the limited
faster memory resources to maximum effect. By using a
linear representation and registers for the lowest levels of
the stack a peak rate of 35 billion GPop/s was achieved.
Augusto and Barbosa (2013) utilise the alternative GPU
programming language, OpenCL. Both a data parallel
and population parallel approach is considered with a
maximum speed of 13 billion GPop/s achieved on a re-
gression problem using the population parallel approach.
Distributed versions have also been considered for the
purposes of parallel GP. Chong and Langdon (1999)
utilised Java Servlets to distribute genetic programs
across the Internet whilst Klein and Spector (2007) used
Javascript to harness computers connected to the Internet
for the purposes of GP without explicit user knowledge.
Harding and Banzhaf (2009) devised a distributed GPU
technique whereby 14 computers equipped with graphics
cards were utilised to run GP. Each system handled part
of the dataset and used a compiled approach whereby
a candidate solution was translated into a CUDA ker-
nel. A maximum speed 12.7 billion GPop/s was achieved
for the evolution of image filters. Al-Madi and Ludwig
(2013) used MapReduce (Hadoop) to distribute candi-
date GP programs to an 18 node cluster which was found
to be most suitable to large population sizes. Finally,
Sherry et al. (2012) implemented an island model GP sys-
tem on the cloud using Amazons EC2 reaching 350 nodes
with an island on each node although a large number of
islands is required for any advantage to be realised.
Some recent implementations of GP have considered a
compiled approach to candidate GP programs rather than
an interpreted approach. Lewis and Magoulas (2011) use
CUDA to compile kernels for GPU evaluation that rep-
resent candidate programs. Moreover, they use a layer
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Table 1: A summary of the computation speeds of approaches to parallel GP in terms of GPop/s (billions) and speedup
(in relation to a sequential implementation). In cases whereby the information is not available N/A is used. Results
which use bit level parallelism are normalised.
Author/s GP Hardware Parallel GPop/s Speedup
Type Implementation
Tufts (1995) Tree GP CM-5 Data N/A N/A
Andre and Koza (1996) Tree GP 66x TRAMS Transputers Island Population N/A linear+
Juille´ and Pollack (1996) Canonical GP MASPar MP-2 Data N/A N/A
Niwa and Iba (1996) Tree GP AP-1000 Island Population N/A N/A
Chong and Langdon (1999) Tree GP N/A Population N/A N/A
Martin (2001) Linear GP FPGA Data N/A 8x
Eklund (2003) Tree GP FPGA Diffusion Population N/A N/A
Chitty (2007) Tree GP NVidia 6400 GO Data N/A 30x
Harding and Banzhaf (2007) Cartesian GP NVidia 7300 GO Data N/A 95x
Klein and Spector (2007) PUSH GP N/A Population N/A N/A
Langdon and Banzhaf (2008) Tree GP NVidia 8800 GTX Data 1 12x
Langdon and Harrison (2008) Tree GP NVidia 8800 GTX Data 0.5 7.6x
Robilliard et al. (2008) Tree GP NVidia 8800 GTX Data & Population N/A 80x
Vasicek and Sekanina (2008) Cartesian GP FPGA Data N/A 40x
Wilson and Banzhaf (2008) Linear GP XBox 360 Population N/A N/A
Harding and Banzhaf (2009) Cartesian GP 14x NVidia 8200 Data & Population 12.7 N/A
Lewis and Magoulas (2009) Cyclic 2x NVidia 8800 GT, Data & Population 3.8 435x
Graph GP 2x Intel Q6600 2.4GHz
Robilliard et al. (2009) Tree GP NVidia 8800 GTX Data & Population 4 111x
Langdon (2010) Tree GP NVidia 295 GTX Data & Population 21 313x
Maitre et al. (2010) Tree GP 0.5x NVidia 295 GTX Data & Population N/A 250x
Wilson and Banzhaf (2010) Linear GP XBox 360, Population N/A 11x
NVidia 8800 GTX
Cupertino et al. (2011) Linear GP NVidia Tesla C1060 Data & Population N/A 5x
Lewis and Magoulas (2011) TMBL GP NVidia 260 GTX Data 200 N/A
Cano et al. (2012) Tree GP 2x NVidia 480 GTX Data & Population N/A 820x
Chitty (2012) Tree GP Intel i7 2600 Data & Population 33 420x
Sherry et al. (2012) Tree GP Amazon EC2 Island Population N/A N/A
Vasˇ´ıcˇek and Slany´ (2012) Cartesian GP Intel Core2 E8400 3GHz N/A N/A 117x
Al-Madi and Ludwig (2013) Tree GP 18x Intel Quad Population N/A 6x
Core CPU 2.67GHz
Augusto and Barbosa (2013) Tree GP NVidia 285 GTX Data & Population 13 126x
Cano et al. (2013) Tree GP 2x NVidia 480 GTX Data & Population 67 454x
Cano and Ventura (2014) Tree GP NVidia 480 GTX Data, Population & 22 N/A
Subtree
Chitty (2014) Tree GP NVidia 670 GTX Data & Population 35 N/A
between the CUDA language and a fully compiled CUDA
kernel known as Parallel Thread EXecution (PTX) to re-
duce the compilation time. An evaluation speed of 200
billion Tweaking Mutation Behaviour Learning (TMBL)
operations per second is achieved which can be inter-
preted as GPop/s. However, this is just the evaluation
phase of GP alone, the average compilation time took
approximately 0.05 seconds per individual which signif-
icantly reduces the speed. Cupertino et al. (2011) used
quantum inspired linear GP to generate PTX kernels to
evaluate on a GPU. Comparisons are made with a CPU
version with a 25x speedup reported for a large num-
ber of fitness cases. Comparisons are not made with
an interpreter based approach but it is noted that com-
pilation takes much longer than the evaluation time.
Vasˇ´ıcˇek and Slany´ (2012) compiled candidate GP pro-
grams directly into binary machine code for execution
on a CPU. Speedups of up to 177x were reported over an
interpreted approach when using a single precision float-
ing point type. A compilation step can be avoided by
evolving machine code programs which can be executed
directly with no compilation or interpretation. Nordin
(1994) investigated the Automatic Induction of Machine
Code with GP (AIMGP) in order to speedup the pro-
cess of evaluating candidate GP programs. A speedup
of 1500-2000x is reported over an equivalent approach
implemented in LISP. An average 60 fold speedup is
reported over an interpreted version implemented in C
(Nordin and Banzhaf, 1995).
Alternative parallel processor platforms have been
considered for the deployment of GP such as Mi-
crosoft’s XBox 360 (Wilson and Banzhaf (2008) and
Wilson and Banzhaf (2010)). Field Programable Gate
Arrays (FPGAs) have also been harnessed by the GP
community to accelerate GP. Martin (2001) used a special
C compiler to run GP on FPGAs whilst Eklund (2003)
used an FPGA simulator to demonstrate that GP could
be run on FPGAs to model sun spot data. Vasicek and
Sekanina (2008) used an FPGA with VPCs (Virtual Re-
configurable Circuits) to evaluate candidate cartesian GP
programs. A speedup of 30-40 times over a basic CPU
implementation is reported.
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Figure 1: The two differing stack models represented by a single dimensional array and two a dimensional array in
memory. With the single dimensional stack, each level is a neighbouring memory location of the last. With the two
dimensional stack model, the stack values for each fitness case need to be neighbouring memory locations for optimal
cache performance. Hence the stack needs to be transposed for this to be the case.
One final work of note is a parallel implementa-
tion of GP that uses a multi-core CPU (Chitty, 2012).
The author implemented a two-dimensional stack model
whereby a single candidate GP program instruction was
evaluated over blocks of multiple fitness cases rather than
a single fitness case. This approach reduced the inter-
preter overhead with reduced reinterpretation and facili-
tates better exploitation of faster cache memory. More-
over, the approach enabled the Streaming SIMD Exten-
sions (SSE) instruction set to be utilised boosting per-
formance further. Additionally, parallel threads of execu-
tion exploit the multiple cores and loop unrolling exploits
the Instruction Level Parallelism (ILP) of modern CPUs.
This approach enabled up to a 420x improvement in ex-
ecution speed over a basic serial implementation of GP.
Moreover, a peak rate of 33 billion GPop/s is observed for
a classification problem, matching or exceeding current
GPU implementations of GP. Table 1 provides a compar-
ison of these parallel GP works specifying the hardware
used and the speed achieved where applicable.
4 A Two Dimensional Stack Ap-
proach To GP
As mentioned in Section 3, Chitty (2012) introduced a
modification to the standard stack based approach to in-
terpreted GP by implementing a two dimensional stack
to represent multiple fitness cases during a single pass of
the interpreter. This approach was shown to consider-
ably boost performance by reducing the number of times
a given program is re-interpreted and also better exploit-
ing the faster CPU cache memory. In fact performance
was raised to such a level that a parallel two dimensional
stack CPU based approach to GP could even match or
outperform the best GPU based approaches to GP from
the literature.
With an interpreted approach to GP, a conditional
statement is required at each step of a candidate pro-
gram to ascertain which function to execute. In order to
store outputs from functions and also provide input val-
ues to a given function typically a stack is used whereby
required inputs are popped off the top of the stack and
outputs from functions pushed onto the top of the stack.
A standard single dimensional stack approach to GP op-
erates whereby a candidate GP program is interpreted
such that each GP function is executed using the data
values held at the top of the stack as inputs. The re-
sult is placed back on to the top of the stack. Candidate
GP programs are re-interpreted for each and every fit-
ness case which are used to measure the performance of
the program. This re-interpretation of candidate GP pro-
grams is inefficient as a set of conditional statements need
to be evaluated at each step in order to ascertain which
instruction to execute. Moreover, each time a data value
is retrieved from the set of fitness cases in main memory,
neighbouring memory locations are placed into the faster
cache memory. However, this data contained within the
cache memory is not properly utilised and the extra per-
formance that could be obtained is lost.
With the alternative two dimensional stack model, the
first dimension represents the levels of the stack and the
second dimension represents the number of fitness cases
under consideration in a single pass of the interpreter. In-
deed, with a two dimensional stack, the interpreter now
operates in a SIMD manner whereby whenever a function
of a candidate GP program such as addition is executed,
it is performed across multiple fitness cases. This signifi-
cantly reduces the number of times that a candidate GP
program needs to be re-interpreted which will provide a
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performance gain through greater efficiency. Secondly, a
two dimensional stack methodology ensures that cache
memory is better utilised as neighbouring memory loca-
tions within the stack will now be accessed in a sequential
manner. Using this approach with a CPU and combin-
ing parallelism, Streaming SIMD Extensions (SSE) and
loop unrolling, speedups of over 420 fold over a single di-
mensional, sequential stack implementation of GP were
obtained (Chitty, 2012).
Listing 1: A Two Dimensional Stack CUDA GP In-
terpreter
1 #define STACKDIM 4
2 global void CUDAInterpreter(int∗ progs,
3 float∗ inputs, float∗ outputs, float∗ results,
4 int maxprogsize)
5 {
6 extern shared float prog[];
7 for(int i=0;i<maxprogsize;i++) {
8 prog[i]=progs[blockIdx.x∗maxprogsize+i];
9 if (prog[i]==255) break;
10 }
11 float stack[50][STACKDIM];float Sum=0.0;
12 for(int i=threadIdx.x;i<NumCases;
13 i+=NUM THRDS∗STACKDIM)
14 {
15 int ip=0; //instruction pointer
16 int sp=0; //stack pointer
17 while(prog[ip]!=255) {
18 if (prog[ip]==CONST VALUE) {
19 for(int j=0;j<STACKDIM;j++)
20 stack[sp][j]=prog[ip];
21 sp++;
22 }
23 else if (prog[ip]==DATA INPUT) {
24 for(j=0;j<STACKDIM;j++) {
25 int p=i+(j∗NUM THRDS);
26 stack[sp][j]=inputs[prog[ip]][p];
27 }
28 sp++;
29 }
30 else if (prog[ip]==ADDITION) {
31 sp−−;
32 for(int j=0;j<STACKDIM;j++)
33 stack[sp][j]=stack[sp−1][j]+stack[sp][j];
34 }
35 else if (prog[ip]==SUBTRACTION) {
36 sp−−;
37 for(int j=0;j<STACKDIM;j++)
38 stack[sp][j]=stack[sp−1][j]−stack[sp][j];
39 }
40 ip++;
41 }
42 for(int j=0;j<STACKDIM;j++)
43 Sum+=GetError(stack[0][j],
44 outputs[i+(j∗NUM THRDS)]);
45 }
46 results[blockIdx.x∗NUM THRDS+threadIdx.x]=Sum;
47 }
4.1 Applying The Two Dimensional
Stack Approach To A GPU Imple-
mentation Of GP
Modern many-core GPUs are significantly faster than
their multi-core CPU counter parts. Indeed, the NVidia
GeForce Kepler 670 GTX graphics card has a maximum
speed of 1300 GFLOP/s whereas an Intel i7 2600 quad-
core CPU has a maximum speed of approximately 109
GFLOP/s. Thus on paper, the GPU has over ten times
the theoretical performance of the CPU. However, these
figures consider only the maximum computing power and
many algorithms are memory intensive and thus cannot
achieve this performance.
The current best GPU model of GP known as BlockGP
(Robilliard et al., 2009) uses the SMX multi-processors
of a GPU to evaluate differing candidate GP programs in
parallel whilst the multiple threads of execution operating
on the SPs under each SMX operate on differing fitness
cases in parallel. Candidate GP program instructions are
loaded into the fast shared memory for quicker access
whilst the stack is stored in local memory. Accesses to
this local memory will place stack memory locations into
the faster L1 cache whilst the fitness case data is stored
in global memory which gets cached in the off-chip L2
cache. Thus making optimal use of the L1 cache involves
using the stack efficiently which a two dimensional stack
approach should achieve.
As with the 2D stack approach for CPU-based GP, the
stack held within local memory on the GPU has two di-
mensions, the first being the stack levels and the second
representing the fitness cases being considered within a
single interpretation. Again, as with the 2D stack ap-
proach for CPU-based GP, each GP instruction will now
be executed upon multiple fitness cases in succession. A
key difference with the GPU two dimensional stack im-
plementation presented here is how the fitness cases are
accessed by each thread of execution. With BlockGP,
each thread of execution on the GPU evaluates a num-
ber of fitness cases equivalent to the total number of fit-
ness cases divided by the number of threads of execution
within a block. In order to obtain the maximal perfor-
mance from the global memory where fitness case data is
stored, each thread of execution does not evaluate consec-
utive fitness cases thus ensuring faster contiguous mem-
ory access. This is due to neighbouring memory locations
being held in differing memory banks such that for fast
memory access, each thread of execution should access
a differing memory bank simultaneously. However, with
a two dimensional model, each time an input from the
fitness cases is required, multiple fitness case input val-
ues are fetched from the memory. To ensure fast memory
access, the interpreter needs to fetch fitness cases from
global memory separated by the number of threads to
ensure contiguous memory access. Thus, if there are 32
threads of execution then each interpreter thread needs
to load the fitness case value as determined by its thread
identifier. Then the next fitness case the interpreter will
consider is the fitness case determined by its thread iden-
tifier plus 32 and so forth. So when considering a two
dimensional stack model, the interpreter when accessing
fitness case values needs to place the fitness cases sepa-
rated by 32 positions into consecutive local memory lo-
cations within the two dimensional stack. A pseudo-code
implementation of a two dimensional approach to GP is
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shown in Listing 1.
The first aspect to note is that the loop defined on
lines 12-13 only iterates over the number of fitness cases
divided by the number of threads of execution multiplied
by the size of the second dimension of the stack. Thus the
number of iterations of the interpreter are reduced by a
factor relating to the size of the two dimensional stack as
defined by STACKDIM. A further aspect to note is that
each GP operation consists of a loop whereby consecutive
memory locations of the stack are accessed at the level as
defined by the stack pointer sp. This can be observed
on lines 32-33 whereby the GP function addition is per-
formed upon the top two levels of the 2D stack using a
for loop. Of final note is the method by which multi-
ple fitness case inputs are loaded onto the stack. This is
shown on lines 24-27. A pointer p is used to select the
appropriate fitness case using the iterator from the main
interpreter loop plus the 2D stack iterator multiplied by
the number of threads of execution ensuring contiguous
global memory accesses.
4.2 Initial Results
In order to measure the performance of the two dimen-
sional approach to GP using a GPU, a comparison will
be made with the best traditional single dimensional
approach implementation from the literature known as
BlockGP. Four problem instances will be considered, a
symbolic regression problem, two classification problems
and the 20 multiplexor problem:
Sextic polynomial regression problem: This
problem is a symbolic regression problem with the aim
of establishing a function which best approximates a
set of data points. In this case the set of data points is
generated by the polynomial x6 − 2x4 + x2 (Koza, 1992).
The function set used is *, /, +, -, Sin, Cos, Log, Exp.
The data point input values are random values within
the interval of [-1, +1]. For this problem 100000 fitness
cases are used.
Shuttle classification problem: This problem is
a classification problem whereby the goal is to establish a
rule that can correctly predict the class of a given set of
input values. In this case the data is the NASA Shuttle
StatLog (KING et al., 1995) available from the machine
learning repository (Frank and Asuncion, 2010). Both
the test and training datasets are used providing a total
of 58000 fitness cases. There are 10 classes within the
dataset with 75% belonging to a single class. There are
nine input variables for each class. The function set
consists of *, /, +, -, >, <, ==, AND, OR, IF and the
terminal set consists of X1...X9, -200.0 to 200.0.
KDDcup intrusion classification problem: This
problem is also a classification problem. In this case the
dataset is the test data from the KDD Cup 1999 problem
(1999) with the aim to correctly classify potential
network intrusions. The dataset used is the test data
which consists of 494021 fitness cases with 41 input
values. The function set consists of +, -, *, /, >, <, ==,
AND, OR, IF, Sin, Cos, Log, Exp and the terminal set
consists of X1...X41, -20000.0 to 20000.0. There are 22
classes within the dataset.
Boolean 20-multiplexor problem: This is a
standard Boolean problem used in GP (Koza, 1992).
The goal is to establish a rule which takes address bits
and data bits and outputs the value of the data bit
which the address bits specify. The function set consists
of AND,OR,NAND,NOR and the terminal set consists
of A0-A3, D0-D15. Every potential option is considered
such that there are 220 fitness cases which is 1048576.
However, in real terms this can be reduced as bit level
parallelism can be utilised such that each bit of a 32 bit
variable represents a differing fitness case, a technique
also known as sub-machine-code GP (Poli and Langdon,
1999). Thus, the number of fitness cases are effectively
reduced to 32768.
Table 2: GP parameters used throughout paper
Population Size 1000
Max Generations 50
Max Tree Depth 50
Max Tree Size 1000
Selection Tournament of size 7
Crossover Probability 0.95
Mutation Probability 0.2
Regression Fitness Mean squared error
Classification Fitness Sum of incorrect classifications
Results in this paper were generated using an NVidia
GeForce Kepler 670 GTX graphics card. Three memory
configurations were used for the division of shared mem-
ory and L1 cache memory to establish the best setup for
BlockGP. A preference for L1 cache memory, a preference
for shared memory or equal preferences. For the two di-
mensional stack model, it is considered that a preference
for L1 cache is the best option as the technique favors
cache memory. A range of differing numbers of threads of
execution are used as are a range of sizes for the second di-
mension of the 2D stack model. The algorithms used were
written in C++ and compiled using Microsoft Visual C++
2010 and the GPU kernels were compiled using NVidia’s
CUDA 5.0 toolkit. Table 2 provides the GP parameters
that were used throughout this paper. These parameters
are widely used within GP but it should be noted that
the goal of this research is improving the speed of the
evaluation phase of GP for which these GP parameters
only have a minimal effect. However, the best methodol-
ogy for comparing GP speeds is to perform a full GP run
for which these parameters are used. The results are av-
eraged over 25 runs. Performance is described in terms of
Genetic Programming Operations per Second (GPop/s).
To begin with, a baseline is established using the cur-
rent best GPU GP approach BlockGP for a range of
thread numbers and three shared memory preferences.
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Table 3: The GPop/s (measured in billions) for each problem instance using the BlockGP single dimensional stack
approach with differing preferences for the on-chip memory and a range of threads within a block. The best performance
for each problem instance is shown in bold.
Problem Num. On-Chip Memory Preference
Threads Shared Equal L1
128 23.010 ± 0.146 25.442 ± 0.094 26.184 ± 0.114
256 23.683 ± 0.202 25.969 ± 0.152 26.917 ± 0.124
384 23.092 ± 0.157 25.274 ± 0.142 26.047 ± 0.159
Sextic 512 23.427 ± 0.156 25.699 ± 0.185 26.441 ± 0.132
640 22.749 ± 0.162 24.809 ± 0.135 25.365 ± 0.078
768 20.444 ± 0.103 21.983 ± 0.088 22.051 ± 0.047
896 21.777 ± 0.115 23.556 ± 0.082 23.795 ± 0.057
1024 22.578 ± 0.157 24.409 ± 0.132 24.847 ± 0.075
128 21.161 ± 0.074 23.582 ± 0.105 24.925 ± 0.113
256 22.188 ± 0.063 24.864 ± 0.113 26.363 ± 0.099
384 21.766 ± 0.093 24.222 ± 0.126 25.512 ± 0.138
Shuttle 512 22.163 ± 0.086 24.818 ± 0.119 26.204 ± 0.119
640 21.420 ± 0.071 23.778 ± 0.121 24.931 ± 0.114
768 18.953 ± 0.050 20.998 ± 0.053 21.288 ± 0.071
896 20.344 ± 0.052 22.465 ± 0.100 23.281 ± 0.076
1024 21.239 ± 0.083 23.657 ± 0.119 24.753 ± 0.100
128 17.710 ± 0.014 22.952 ± 0.055 24.753 ± 0.062
256 18.738 ± 0.012 24.440 ± 0.054 26.458 ± 0.081
384 19.587 ± 0.012 24.112 ± 0.051 25.872 ± 0.072
KDDcup 512 19.240 ± 0.008 25.062 ± 0.072 27.170 ± 0.076
640 19.692 ± 0.008 24.354 ± 0.055 26.128 ± 0.071
768 18.736 ± 0.003 21.775 ± 0.022 22.181 ± 0.003
896 20.060 ± 0.004 23.625 ± 0.007 24.973 ± 0.008
1024 19.343 ± 0.006 25.219 ± 0.069 27.255 ± 0.073
128 632.803 ± 1.511 707.501 ± 1.741 596.036 ± 1.566
256 683.493 ± 1.378 784.310 ± 1.728 821.266 ± 2.014
384 701.902 ± 1.623 780.487 ± 2.288 837.306 ± 2.617
20-Mult. 512 704.146 ± 2.007 805.312 ± 2.296 865.255 ± 2.501
640 700.425 ± 1.577 777.336 ± 2.312 831.874 ± 2.139
768 635.508 ± 1.070 696.895 ± 2.037 739.726 ± 1.588
896 678.915 ± 1.899 745.213 ± 2.324 794.778 ± 1.621
1024 688.996 ± 1.756 785.781 ± 2.192 840.027 ± 2.231
These results are shown in Table 3. The first point that
can be made is that it can be clearly seen that for the
single dimensional stack BlockGP approach, a preference
for a greater level of L1 cache memory rather than shared
memory provides the best performance for all problem
instances. The key reason for this is that very little
shared memory is required to hold candidate GP pro-
grams. However, the amount of local memory used to
hold the stacks for each thread of execution within a block
is relatively large and thus the L1 cache can greatly ben-
efit the access speed of the stack. A peak rate of 27.3
billion GPop/s are observed for the KDDcup classifica-
tion problem with 865 billion GPop/s for the multiplexer
problem which benefits from an additional 32x bitwise
parallelism due to its boolean nature.
Table 4 shows the results from using a two dimensional
stack implementation for a GPU. From these results it
can be observed that an improved performance can be
achieved by using a two dimensional stack approach. For
the first three problem instances, performances in excess
of 30 billion GPop/s are achieved with 864 billion GPop/s
for the multiplexer problem. The gain in computational
speed over the the BlockGP approach is on average 14%
although the performance between the two approaches is
very similar for the multiplexer problem. The best per-
formance was observed for the sextic regression problem
with 34 billion GPop/s, a 27% performance gain over us-
ing a single dimensional stack model. However, it should
be noted that the best performance from using a two di-
mensional model occurs when considering only two fitness
cases simultaneously, a size of two for the second dimen-
sion of the stack. Performance degrades sharply for larger
considerations of fitness cases. This is in stark contrast
to the CPU version of a two dimensional stack whereby
the size of the second dimension of the stack and hence
the number of fitness cases that can be considered simul-
taneously was in the order of thousands (Chitty, 2012).
Clearly, increasing the size of the second dimension of
the stack reduces the level of re-interpretation required
which should result in a performance gain. However, in-
stead a performance deficit is observed which indicates
that the cache memory cannot accommodate the extra
stack requirements of a larger second dimension size to
the extent that this more than offsets the performance
advantage gained from reduced re-interpretation of can-
didate GP programs.
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Table 4: The GPop/s (measured in billions) for each problem instance using a two-dimensional stack approach and a
preference for greater L1 cache memory for a range of threads within a block and a range of second dimension sizes.
The best performance for each problem instance is shown in bold.
Problem Num. Size of Second Dimension Of Stack
Threads 2 3 4 5 6
32 13.538 ± 0.011 16.386 ± 0.037 18.930 ± 0.046 18.867 ± 0.050 19.680 ± 0.044
64 24.812 ± 0.142 27.635 ± 0.116 29.290 ± 0.155 27.769 ± 0.108 23.593 ± 0.112
96 31.192 ± 0.144 31.598 ± 0.208 28.971 ± 0.144 24.686 ± 0.071 20.506 ± 0.046
128 33.769 ± 0.217 28.471 ± 0.131 22.460 ± 0.056 20.294 ± 0.027 18.462 ± 0.031
256 34.205 ± 0.265 29.406 ± 0.097 22.697 ± 0.058 21.047 ± 0.025 18.593 ± 0.018
Sextic 384 33.605 ± 0.207 30.622 ± 0.150 24.602 ± 0.055 21.508 ± 0.047 19.179 ± 0.037
512 33.398 ± 0.202 29.744 ± 0.113 23.490 ± 0.051 21.684 ± 0.031 18.545 ± 0.021
640 32.603 ± 0.231 29.615 ± 0.143 24.062 ± 0.076 21.178 ± 0.035 18.835 ± 0.048
768 29.892 ± 0.151 29.763 ± 0.209 27.969 ± 0.150 25.219 ± 0.125 20.270 ± 0.030
896 30.802 ± 0.162 29.133 ± 0.162 24.911 ± 0.065 21.676 ± 0.090 18.713 ± 0.049
1024 31.241 ± 0.203 27.442 ± 0.154 22.399 ± 0.042 20.541 ± 0.023 17.953 ± 0.019
32 13.119 ± 0.015 17.264 ± 0.068 20.441 ± 0.082 20.812 ± 0.075 22.273 ± 0.060
64 23.862 ± 0.101 28.126 ± 0.129 28.085 ± 0.082 24.170 ± 0.033 21.844 ± 0.018
96 29.719 ± 0.108 26.686 ± 0.043 21.416 ± 0.027 18.873 ± 0.019 17.439 ± 0.014
128 27.933 ± 0.041 21.474 ± 0.024 18.166 ± 0.015 16.362 ± 0.014 15.431 ± 0.015
256 29.055 ± 0.047 21.940 ± 0.014 18.277 ± 0.013 16.319 ± 0.014 15.393 ± 0.009
Shuttle 384 31.168 ± 0.100 23.712 ± 0.027 19.293 ± 0.016 16.920 ± 0.026 15.621 ± 0.010
512 29.159 ± 0.055 22.549 ± 0.030 18.215 ± 0.028 16.540 ± 0.012 15.524 ± 0.009
640 30.088 ± 0.118 22.866 ± 0.017 18.855 ± 0.014 16.663 ± 0.020 15.466 ± 0.011
768 29.605 ± 0.176 27.146 ± 0.043 22.092 ± 0.023 19.104 ± 0.022 17.184 ± 0.016
896 29.813 ± 0.106 23.394 ± 0.022 19.002 ± 0.015 17.031 ± 0.017 15.696 ± 0.013
1024 27.332 ± 0.080 21.458 ± 0.024 17.608 ± 0.017 15.646 ± 0.013 14.745 ± 0.014
32 12.852 ± 0.002 17.001 ± 0.005 20.026 ± 0.010 20.108 ± 0.008 20.552 ± 0.010
64 23.939 ± 0.008 27.235 ± 0.026 21.661 ± 0.014 18.920 ± 0.006 14.849 ± 0.007
96 27.891 ± 0.024 20.456 ± 0.010 17.073 ± 0.010 15.378 ± 0.009 13.987 ± 0.005
128 21.235 ± 0.015 17.060 ± 0.009 15.077 ± 0.008 13.839 ± 0.007 13.557 ± 0.004
256 22.014 ± 0.006 17.526 ± 0.010 15.184 ± 0.007 13.978 ± 0.004 13.741 ± 0.004
KDDcup 384 24.600 ± 0.006 18.678 ± 0.005 15.967 ± 0.006 14.417 ± 0.004 14.149 ± 0.002
512 22.902 ± 0.012 18.425 ± 0.004 15.526 ± 0.005 14.271 ± 0.002 14.446 ± 0.002
640 24.496 ± 0.023 18.511 ± 0.005 15.876 ± 0.004 14.430 ± 0.001 14.500 ± 0.016
768 30.536 ± 0.013 22.203 ± 0.005 18.373 ± 0.006 16.198 ± 0.003 13.845 ± 0.005
896 26.050 ± 0.008 19.351 ± 0.003 16.369 ± 0.002 14.843 ± 0.006 15.086 ± 0.002
1024 22.640 ± 0.007 18.337 ± 0.004 15.504 ± 0.003 14.277 ± 0.001 14.543 ± 0.001
32 294.742 ± 0.302 368.967 ± 0.716 444.253 ± 0.456 427.078 ± 0.882 468.940 ± 0.659
64 536.480 ± 1.240 615.354 ± 1.335 699.182 ± 1.968 653.330 ± 1.765 669.642 ± 1.519
96 697.700 ± 1.701 730.826 ± 1.490 744.960 ± 0.750 677.033 ± 0.475 653.005 ± 0.356
128 784.397 ± 1.877 738.643 ± 0.966 685.319 ± 0.604 610.788 ± 0.387 580.573 ± 0.341
256 792.898 ± 1.547 642.027 ± 0.644 567.665 ± 0.435 515.719 ± 0.464 485.477 ± 0.331
20-Mult. 384 803.756 ± 1.958 645.628 ± 0.625 565.830 ± 0.406 518.172 ± 0.390 482.823 ± 0.351
512 792.547 ± 1.445 636.935 ± 0.652 555.781 ± 0.541 516.372 ± 0.387 480.714 ± 0.228
640 792.899 ± 2.119 647.745 ± 1.187 562.651 ± 0.478 495.505 ± 0.280 478.474 ± 0.334
768 866.365 ± 2.623 727.432 ± 1.727 631.289 ± 0.868 560.068 ± 0.407 520.952 ± 0.439
896 815.287 ± 2.381 660.618 ± 0.809 573.290 ± 0.489 502.213 ± 0.476 487.595 ± 0.191
1024 771.872 ± 1.793 620.390 ± 0.816 547.441 ± 0.271 485.368 ± 0.326 451.957 ± 0.219
This theory is reinforced by observing that as the size
of the second dimension of the 2D stack increases, the
number of threads of execution which provide the best
performance decreases. Indeed, when considering a sec-
ond dimension size of six, for two of the problem instances
the best performance arises when using only 32 threads
of execution resulting in most of the SPs under an SMX
being idle. The amount of L1 cache memory available
in each SMX is much smaller than that of a CPU. So
as the number of threads of execution under each SMX
multi-processor increases, the pressure on the L1 cache
is increased through the use of more local memory being
needed to hold the local stacks of each thread of execu-
tion. However, to obtain a high level of performance for
a GPU, a large number of threads are required as there
are hundreds of SPs under each SMX. Thus, there are
two sources of pressure on the L1 cache memory, the size
of the second dimension of the 2D stack model and the
number of threads of execution. Consequently, a balance
must be struck between the benefits of efficient interpre-
tation of candidate GP programs using a 2D stack and
full utilisation of the SPs under each SMX.
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Table 5: The percentages of candidate GP programs from the experiments conducted in this paper that can be
evaluated with a given stack size limit and an RPN representation
Problem Stack Limit
2 3 4 5 6 7 8 9 10
Sextic 18.71 35.47 84.72 95.37 98.62 99.78 99.94 99.98 100.0
Shuttle 3.91 17.89 77.18 91.00 95.97 98.40 99.26 99.59 99.86
KDDcup 5.54 36.16 79.97 93.73 97.73 99.05 99.68 99.91 99.96
20-Mult. 7.30 24.11 39.40 59.24 66.34 72.63 76.71 80.26 83.23
Table 6: The percentage of candidate GP programs from the experiments conducted in this paper that can be evaluated
with a given stack size limit and an LGP representation
Problem Size of Stack Limit
1 2 3 4 5 6 7 8 9 10 11
Sextic 27.33 86.29 98.47 99.86 99.99 100.0 100.0 100.0 100.0 100.0 100.0
Shuttle 25.61 87.06 97.77 99.57 99.91 99.98 100.0 100.0 100.0 100.0 100.0
KDDcup 29.83 63.06 96.99 99.69 99.95 100.0 100.0 100.0 100.0 100.0 100.0
20-Mult. 16.01 44.88 67.47 75.73 81.77 85.34 87.00 90.42 93.38 95.34 97.26
5 Improving The Performance of
a GPU Based 2D Stack For The
Purposes Of GP
In the previous section it was observed that as the size
of the second dimension of the two dimensional stack in-
creases, the number of threads of execution which yielded
the best computational performance reduced. The key
reason for this is that the level of on-chip L1 cache mem-
ory per stream processor is extremely limited. A modern
NVidia Kepler graphics card has 192 stream processors
under each SMX with only a maximum of 48KB of cache
memory available. Shared between the stream processors
this is only 256 bytes per processor or 64 32bit floating
point values. Subsequently, to handle this issue the pres-
sure on the L1 cache must be reduced. Clearly, the key
methodology of achieving this would be to reduce the
stack operations that a candidate GP program requires.
Indeed, a recent study improved the performance of GPU
based GP by reducing the usage of the stack by modifying
the program representation (Chitty, 2014).
With tree-based GP typically a postfix Reverse Polish
Notation (RPN) representation is used as this enables a
faster iterative interpreter to be used rather than a re-
cursive interpreter. Thus, using the RPN representation
essentially a program is represented in reverse with data
values placed onto the stack and then whenever a GP
function is encountered, the required input values are re-
moved from the stack and the GP function executed upon
these inputs. However, with this approach, most of the
stack operations are essentially placing input values from
the fitness cases onto the stack only for them to be al-
most immediately removed again to be utilised within a
GP function. This unnecessarily increases the number
of stack operations and also unduly raises the amount of
stack memory required. Furthermore, this will also in-
crease the pressure upon the limited L1 cache.
An alternative approach would be to use a prefix GP
representation whereby whenever a GP function is inter-
preted, the inputs are either directly accessed data values
or constant values. In order to facilitate this, a further
input category is also required, that of the result from
a previously interpreted function which will be on the
stack. However, using a prefix representation for candi-
date GP programs is complex if a hierarchical approach is
required such as that used in tree-based GP. If a GP func-
tion requires an input from another function this input
function would need to be interpreted first and so forth.
This would require a fully recursive interpreter which calls
itself rather than an iterative interpreter which simply
uses a loop and is thus much faster. A better method-
ology of using a prefix representation to candidate GP
programs is to construct a list of functions to execute.
Thus a candidate GP program consists of a set of func-
tions whereby the inputs can take three values: a fitness
case data value, a constant value or a stack value. In the
case of the stack, this means the top of the stack whereby
the result of the previously interpreted GP function has
been stored. The results from the GP functions are al-
ways placed on the top of the stack. Thus, using a prefix
representation to candidate GP programs, if the func-
tions are interpreted in the right order the same result
as a postfix GP program representation can be achieved.
This representation is actually synonymous with Linear
GP (LGP) Brameier and Banzhaf (2001).
Consider Figure 2 which shows the GP tree for the
correct solution to the sextic regression problem. This
can be represented in postfix RPN as:
(((X,(X,X)+)*,X)-,((X,(X,X)+)*,X)-)*
An alternative LGP form can be represented in
prefix form as:
+(XX) *(XS) -(SX) +(XX) *(XS) -(SX) *(SS)
where X is a fitness case input and S indicates a
data input from the top level of the stack. Outputs from
functions are placed upon the top of the stack. This LGP
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Figure 2: GP Tree representing the symbolic regression
function x6 − 2x4 + x2 which can be rewritten as (x3 −
x) ∗ (x3 − x)
form of representation can be considered as a simple list
of instructions that can be interpreted from left to right.
From this it can be observed that the LGP representation
is larger in size with 21 values but there are effectively
only seven instructions for the interpreter to execute
versus fifteen instructions for the postfix RPN form. This
means that the LGP approach requires only seven cycles
through the instruction interpreter compared to fifteen
cycles by the traditional GP interpreter. Moreover,
only six stack fetches are performed compared to the
RPN approach which has fourteen, two per function.
Furthermore, the maximum stack level required for the
LGP representation is only two compared to four for the
postfix RPN representation. Thus the efficiency savings
from using an LGP representation are potentially quite
large using this approach. Firstly, there are less stack
operations thus less memory operations which are slow.
Secondly, there are less iterations through the interpreter
although the number of conditionals evaluated are
not dissimilar. Thirdly, the amount of stack memory
required is lower which reduces the level of L1 cache
misses.
To demonstrate the savings in the required stack mem-
ory that can be achieved, the percentage of candidate GP
programs that can be evaluated using a given stack limit
for the experiments from Section 4 are shown for both
representations. Table 5 shows the percentage of pro-
grams that can be evaluated using a given stack limit for
each problem instance when using the postfix RPN rep-
resentation. Table 6 shows the percentage of programs
that can be evaluated using a given stack limit when us-
ing an LGP representation. Clearly, a greater number
of candidate GP programs can be evaluated for a given
stack limit when using the LGP representation. Indeed,
using only a stack limit size of three enables over 95% of
candidate GP programs to be evaluated for three of the
problem instances. Compare this to a postfix RPN repre-
sentation whereby only a maximum of 36% of candidate
GP programs can be evaluated using a stack limit size of
three.
Listing 2: Modified Two Dimensional Stack GP In-
terpreter With Reduced Stack Usage
1 #define STACKDIM 2
2 global void CUDAInterpreter(int∗ progs,
3 float∗ inputs, float∗ outputs, float∗ results,
4 int maxprogsize) {
5 extern shared float prog[];
6 for(int i=0;i<maxprogsize;i++)
7 prog[i]=progs[blockIdx.x∗maxprogsize+i];
8 float stack[50][STACKDIM];
9 float Sum=0.0;
10 for(int i=threadIdx.x;i<NumCases;
11 i+=NUM THRDS∗STACKDIM)
12 {
13 int ip=0; int sp=0;
14 register float x1,y1,x2,y2;
15 while(prog[ip]!=255) {
16 if (prog[ip]==ADDITION) {
17 ip++;
18 if (prog[ip]==STACK VALUE) {
19 sp−−;
20 x1=stack[sp][0];x2=stack[sp][1];
21 }
22 else if (prog[ip]==INPUT VALUE) {
23 int p=prog[ip]∗NumCases+i;
24 x1=inputs[p]; p+=NUM THRDS;
25 x2=inputs[p];
26 }
27 else if (prog[ip]==CONST VALUE) {
28 x1=prog[ip];x2=prog[ip];
29 }
30 ip++;
31 if (prog[ip]==STACK VALUE) {
32 sp−−;
33 y1=stack[sp][0]; y2=stack[sp][1];
34 }
35 else if (prog[ip]==INPUT VALUE) {
36 int p=prog[ip]∗NumCases+i;
37 y1=inputs[p]; p+=NUM THRDS;
38 y2=inputs[p];
39 }
40 else if (prog[ip]==CONST VALUE) {
41 y1=prog[ip]; y2=prog[ip];
42 }
43 ip++; stack[sp][0]=x1+y1;
44 stack[sp][1]=x2+y2; sp++;
45 }
46 }
47 for(int j=0;j<STACKDIM;j++)
48 Sum+=GetError(stack[0][j],
49 outputs[i+(j∗NUM THRDS)]);
50 }
51 results[blockIdx.x∗NUM THRDS+threadIdx.x]=Sum;
52 }
It could be considered that LGP should be used
throughout the GP run. However, LGP uses differing
crossover and mutation operators to those of tree-based
GP. Subsequently, it would be much harder to com-
pare the performance between the two approaches as
completely different candidate GP programs would be
evaluated. Moreover, according to a recent GP survey
(White et al., 2013), tree-based GP is used by 82% of GP
practitioners as opposed to only 25% who use LGP thus
converting candidate GP programs into an LGP repre-
sentation offers the best of both types of GP. Converting
from a tree based postfix RPN representation to an LGP
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Table 7: The GPop/s (measured in billions) for each problem instance using the BlockGP single dimensional stack
approach with an LGP representation with differing preferences for the on-chip memory and a range of threads within
a block. The best performance for each problem instance is shown in bold.
Problem Num. On-Chip Memory Preference
Threads Shared Equal L1
128 27.653 ± 0.219 28.303 ± 0.226 28.111 ± 0.173
256 28.232 ± 0.204 28.873 ± 0.209 28.752 ± 0.174
Sextic 384 27.737 ± 0.225 28.253 ± 0.179 28.131 ± 0.173
512 27.795 ± 0.186 28.373 ± 0.175 28.344 ± 0.173
640 27.011 ± 0.169 27.439 ± 0.182 27.456 ± 0.151
768 24.719 ± 0.118 24.804 ± 0.095 24.850 ± 0.075
896 25.795 ± 0.144 26.083 ± 0.152 26.084 ± 0.112
1024 26.433 ± 0.170 26.888 ± 0.123 26.827 ± 0.126
128 29.704 ± 0.158 30.412 ± 0.187 30.385 ± 0.198
256 31.020 ± 0.141 31.780 ± 0.205 31.751 ± 0.153
Shuttle 384 30.347 ± 0.152 31.023 ± 0.191 31.027 ± 0.200
512 30.553 ± 0.197 31.230 ± 0.175 31.236 ± 0.146
640 29.425 ± 0.139 30.026 ± 0.192 30.031 ± 0.205
768 26.340 ± 0.142 26.622 ± 0.092 26.621 ± 0.111
896 27.791 ± 0.157 28.231 ± 0.132 28.265 ± 0.139
1024 28.540 ± 0.151 29.043 ± 0.160 29.073 ± 0.126
128 27.129 ± 0.043 31.801 ± 0.214 32.019 ± 0.186
256 29.043 ± 0.058 33.767 ± 0.244 34.107 ± 0.283
KDDcup 384 30.364 ± 0.130 33.292 ± 0.272 33.464 ± 0.273
512 29.938 ± 0.076 34.586 ± 0.306 34.759 ± 0.290
640 30.554 ± 0.115 33.507 ± 0.272 33.621 ± 0.231
768 27.990 ± 0.154 29.345 ± 0.161 29.435 ± 0.151
896 30.198 ± 0.217 32.248 ± 0.201 32.357 ± 0.224
1024 29.940 ± 0.077 34.298 ± 0.250 34.608 ± 0.286
128 860.442 ± 3.190 809.751 ± 2.612 564.267 ± 1.032
256 930.843 ± 3.415 970.622 ± 3.016 845.456 ± 2.131
20-Mult. 384 926.819 ± 3.052 965.081 ± 4.038 955.701 ± 3.465
512 944.770 ± 3.458 984.065 ± 2.862 992.630 ± 4.271
640 915.959 ± 2.689 955.420 ± 3.619 963.909 ± 2.563
768 834.625 ± 2.410 863.949 ± 3.334 869.733 ± 2.135
896 882.457 ± 2.707 918.402 ± 3.256 925.366 ± 3.143
1024 912.472 ± 2.937 948.529 ± 3.637 954.921 ± 3.864
representation is a straightforward process. Note from
the two representations shown earlier for the solution to
the sextic regression problem that the set of functions
are in the same order. Thus a symbolic stack can be
used whereby one of three values is placed, a data input
(X1..XN), a constant value, or S to represent the top of
the stack. Reading the postfix RPN form from left to
right, if a data input value or constant is encountered
these are placed upon the symbolic stack. Whenever a
GP function is encountered, this is written to the LGP
representation followed by the top symbolic stack values
according to the arity of the given GP function. Finally,
the value S is placed on the symbolic stack to indicate
the output of a GP function. Being able to convert a
tree based GP representation to an LGP form enables a
direct comparison of interpreter efficiency to be made be-
tween the two as the same GP trees will be evaluated.
Crossover and mutation are performed on the tree-based
GP representation but evaluation is performed using the
LGP representation.
An interpreter which operates using a prefix LGP rep-
resentation to GP programs for a two dimensional stack
size of two is shown in Listing 2. The inputs to a given
GP function such as addition are placed in registers x and
y. As in Listing 2 the two dimensional stack size is of size
two, there are four registers labelled x1, x2, y1 and y2
as shown on line 14. In cases of larger two dimensional
stack sizes a greater number of registers are required. It
can also now be observed that upon each iteration of the
main interpreter loop, only a GP function is expected.
Once which GP function to execute is ascertained, the re-
quired inputs are gathered and placed into the registers.
These inputs can consist of data values from the fitness
cases, constant values or the top of the stack denoted by
STACK VALUE. The stack now only contains the results
of previous GP functions so STACK VALUE means the
output from the last GP function executed is to be used
as an input value. Once the inputs are gathered the GP
function is executed over the two fitness cases and the re-
sults are placed on the top of the stack as shown on lines
43-44. Of further note is that the loops that iterate over
the two dimensional stack have been removed. Instead
separate lines of code perform operations such as a exe-
cuting a GP function or gathering data inputs from the
fitness cases. This is due to the use of individually spec-
ified registers rather than an indexable array. This can
be most clearly seen on lines 23-25 whereby data values
from the fitness cases are placed into the two registers x1
and x2.
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Table 8: The GPop/s (measured in billions) for each problem instance using a two dimensional stack and an LGP
representation with a range of threads within a block and range of second dimension sizes. The best performance for
each problem instance is shown in bold.
Problem Num. Size of Second Dimension Of Stack
Threads 2 3 4 5 6
32 15.037 ± 0.035 19.018 ± 0.056 21.263 ± 0.085 21.448 ± 0.055 23.093 ± 0.066
64 27.302 ± 0.157 33.833 ± 0.146 37.114 ± 0.154 36.636 ± 0.207 38.295 ± 0.236
96 36.264 ± 0.151 41.794 ± 0.191 43.590 ± 0.236 42.250 ± 0.270 42.342 ± 0.245
128 42.481 ± 0.221 44.931 ± 0.285 45.700 ± 0.436 44.535 ± 0.297 44.058 ± 0.319
256 42.892 ± 0.220 45.193 ± 0.255 45.758 ± 0.286 44.524 ± 0.269 43.692 ± 0.297
Sextic 384 41.215 ± 0.217 43.986 ± 0.270 44.621 ± 0.352 43.781 ± 0.224 42.314 ± 0.241
512 41.144 ± 0.199 43.073 ± 0.218 44.273 ± 0.255 42.257 ± 0.245 40.955 ± 0.268
640 39.072 ± 0.203 41.369 ± 0.275 42.434 ± 0.220 40.357 ± 0.243 37.586 ± 0.172
798 34.081 ± 0.149 37.743 ± 0.162 39.117 ± 0.209 37.595 ± 0.193 38.168 ± 0.157
896 36.294 ± 0.168 38.511 ± 0.158 39.748 ± 0.197 37.560 ± 0.197 29.847 ± 0.104
1024 37.402 ± 0.151 38.648 ± 0.186 39.328 ± 0.180 37.619 ± 0.160 30.354 ± 0.121
32 16.095 ± 0.058 21.691 ± 0.048 25.817 ± 0.147 26.488 ± 0.130 29.320 ± 0.128
64 28.703 ± 0.131 38.204 ± 0.269 43.881 ± 0.400 43.585 ± 0.374 46.049 ± 0.346
96 37.196 ± 0.254 47.909 ± 0.293 49.103 ± 0.225 45.060 ± 0.213 40.126 ± 0.126
128 43.339 ± 0.416 47.023 ± 0.165 38.133 ± 0.073 43.145 ± 0.114 38.440 ± 0.038
256 44.279 ± 0.337 48.203 ± 0.167 38.855 ± 0.053 43.549 ± 0.134 39.206 ± 0.060
Shuttle 384 42.676 ± 0.313 49.734 ± 0.336 41.730 ± 0.075 43.427 ± 0.147 39.161 ± 0.059
512 42.661 ± 0.267 47.259 ± 0.180 38.853 ± 0.053 42.878 ± 0.131 39.814 ± 0.077
640 40.474 ± 0.343 46.705 ± 0.372 39.575 ± 0.068 43.345 ± 0.351 42.009 ± 0.159
798 36.215 ± 0.209 43.675 ± 0.324 44.724 ± 0.204 40.412 ± 0.160 37.144 ± 0.099
896 37.486 ± 0.277 44.099 ± 0.238 39.807 ± 0.100 36.296 ± 0.254 37.182 ± 0.178
1024 38.269 ± 0.309 42.062 ± 0.188 35.872 ± 0.041 36.290 ± 0.281 37.032 ± 0.162
32 14.779 ± 0.005 20.400 ± 0.005 24.364 ± 0.007 25.115 ± 0.012 27.098 ± 0.013
64 27.387 ± 0.009 37.024 ± 0.012 38.646 ± 0.045 32.659 ± 0.033 27.738 ± 0.035
96 36.462 ± 0.021 33.800 ± 0.027 29.894 ± 0.025 30.354 ± 0.014 26.368 ± 0.018
128 33.898 ± 0.063 33.284 ± 0.032 29.341 ± 0.020 29.785 ± 0.012 25.822 ± 0.007
256 35.422 ± 0.025 34.406 ± 0.022 30.034 ± 0.016 30.797 ± 0.007 26.307 ± 0.023
KDDcup 384 38.540 ± 0.018 35.488 ± 0.012 30.971 ± 0.008 32.974 ± 0.014 28.117 ± 0.016
512 37.269 ± 0.021 36.147 ± 0.012 31.162 ± 0.011 35.854 ± 0.020 29.626 ± 0.016
640 38.574 ± 0.029 40.903 ± 0.025 34.408 ± 0.016 30.925 ± 0.009 26.049 ± 0.005
798 40.091 ± 0.015 35.562 ± 0.035 30.972 ± 0.020 36.895 ± 0.006 33.321 ± 0.024
896 41.102 ± 0.074 36.674 ± 0.007 40.543 ± 0.060 38.490 ± 0.087 30.183 ± 0.010
1024 37.176 ± 0.033 39.970 ± 0.022 40.708 ± 0.023 35.423 ± 0.008 28.822 ± 0.009
32 257.2 ± 0.412 328.126 ± 0.305 400.714 ± 0.612 399.403 ± 0.742 452.839 ± 0.922
64 483.842 ± 0.859 610.438 ± 1.436 728.638 ± 1.788 717.745 ± 2.052 794.417 ± 2.114
96 674.451 ± 2.068 835.056 ± 2.919 955.598 ± 3.165 928.226 ± 2.095 989.579 ± 1.897
128 844.012 ± 2.660 996.948 ± 3.461 1081.180 ± 1.956 1020.482 ± 1.590 1052.673 ± 1.135
256 1182.924 ± 5.157 1220.506 ± 5.019 1140.245 ± 2.159 1039.301 ± 1.607 980.096 ± 1.268
20-Mult. 384 1269.799 ± 4.924 1134.336 ± 4.274 1016.856 ± 2.497 687.620 ± 0.401 898.617 ± 1.365
512 1258.405 ± 5.703 1135.297 ± 4.816 1005.648 ± 3.175 933.954 ± 1.749 889.863 ± 1.504
640 1237.728 ± 4.617 1094.886 ± 4.698 987.487 ± 1.634 894.353 ± 2.466 873.260 ± 1.868
798 1153.680 ± 5.530 1155.208 ± 4.923 1074.670 ± 3.915 981.970 ± 3.022 931.425 ± 2.713
896 1194.155 ± 5.928 1090.577 ± 5.043 990.088 ± 2.585 896.312 ± 2.282 877.632 ± 2.381
1024 1186.163 ± 3.233 1056.634 ± 3.668 966.358 ± 2.234 871.310 ± 2.125 828.399 ± 1.424
In order to test the performance advantage obtained
by using an LGP conversion of the tree-based GP candi-
date GP programs, the experiments that generated the
results in Tables 3 and 4 will be repeated now using the
LGP representation. These results are shown in Tables 7
and 8. Comparing the single dimensional stack BlockGP
RPN and LGP representations in Tables 3 and 7 it can
be observed that a significant performance gain has been
achieved with much faster results from using an LGP rep-
resentation. For the first three problem instances an aver-
age of 31.8 billion GPop/s have now been achieved with a
peak of 34.7 billion GPop/s for the KDDcup classification
problem. For the multiplexer problem instance nearly one
trillion GPop/s have been achieved. An average perfor-
mance gain of 1.17x over the traditional tree-based GP
approach has been achieved using an LGP representation.
However, the results for using a two dimensional stack
approach with an LGP representation are more impres-
sive. For the first three problem instances an average
performance of 45.5 billion GPop/s are achieved with a
peak of nearly 50 billion GPop/s for the Shuttle clas-
sification problem. With the multiplexer problem, 1.27
trillion GPop/s have been achieved. The average perfor-
mance gain of the two dimensional stack LGP represen-
tation approach over the RPN representation is 1.44x. A
further observation can be made from Table 8 in that the
number of fitness cases that can be considered simulta-
neously has increased for two of the problem instances
to three fitness cases. However, it can still be observed
that as the size of the second dimension of the stack in-
creases, the best computational performance is achieved
with fewer threads although the effect is much more re-
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duced when using the LGP representation. Comparing
the two dimensional stack approach to a single dimen-
sional stack when using an LGP representation, an aver-
age performance gain of 1.4x is achieved. When compar-
ing the LGP two dimensional GP approach to a single
dimensional stack with an RPN representation, an aver-
age performance gain of 1.64x has now been achieved.
6 Further Improvements To The
GPU 2D Stack Model
6.1 Utilising SSE Data Types
The previous section has demonstrated that a two dimen-
sional stack model provides a significant computational
performance advantage over a single dimensional stack
for GPU based GP. Subsequently, each GP operation is
now performed over multiple fitness cases. This approach
can now enable a further form of data parallelism to be
used. Indeed, in the original work which implemented
a two dimensional stack for GP using a CPU (Chitty,
2012), the performance was extended further by taking
advantage of Streaming SIMD Extensions (SSE) instruc-
tions. On a modern CPU there are a number of larger
registers up to 256 bits wide. This enables multiple 32 bit
floats to be stored in the same registers. Subsequently,
whenever an operation is performed on these wider regis-
ters, the operation is performed upon several 32 bit floats
simultaneously. This can be considered a form of data
parallelism.
The GPU programming language CUDA also has a set
of data types which can store more than one floating point
value. These are known as float2, float3 and float4 which
can hold 2, 3 and 4 32 bit floats respectively. However,
unlike a modern CPU, there are not any extra wide regis-
ters on GPUs to enable simultaneous parallel operations
to be performed on these data types. Operations must
still be performed in a sequential manner. However, using
these registers can effectively simplify a CUDA program
and enable the source code to be more predictable to the
CUDA compiler which could provide a performance ad-
vantage as instructions can then be better preloaded.
A float2 data type has two 32 bit float members x and
y. Float3 has an additional float member z and a float4
data type has a further member w. An addition opera-
tion on two float2 data types involves adding the two x
members together and then the two y members. A sim-
ple inline operator function can be used for GP functions
such as addition an example of which is shown in Listing
3. Additionally, when accessing the stack, as both the
registers and the local memory stack are defined as float4
datatypes, a simple assignment statement works in the
same manner as with a normal float datatype.
Listing 3: Code segment demonstrating an inline ad-
dition GP operator using a float4 datatype
1 inline host device
2 float4 operator+(float4 a, float4 b)
3 {
4 return make float4(a.x+b.x, a.y+b.y,
5 a.z+b.z, a.w+b.w)
6 }
The results from using these extended data types are
shown in Table 9. However, performance is only slightly
improved over the results from Table 8. Indeed, a perfor-
mance advantage is only observed for two of the problem
instances whereby a float3 data type is most effective.
Overall the average performance gain was only 1.01x over
the results from Table 8. However, this is as expected as
although there are extended data types, there are no un-
derlying extended registers. Therefore there is no data
parallelism performed although the source code of the
interpreter is more predictable and this aids the CUDA
compiler which has led to the small performance advan-
tage that is observed. However, the use of extended data
types will be of benefit for the work presented in the next
section.
6.2 Using The Register File For The
Stack
Even though a considerable speedup has been achieved
by the work presented in the previous sections, it is clear
that the L1 cache memory is still under pressure restrict-
ing the effectiveness of a two dimensional stack model for
GPU based GP. Subsequently, further relieving the pres-
sure on the L1 cache memory would be favorable as it
may enable more fitness cases to be considered in a single
pass of the interpreter. To achieve this a different mem-
ory resource must be considered which is not cached but
operates as fast as L1 cache memory. In fact, the fastest
memory resource available on a GPU is the set of registers
that are also located on-chip. Indeed, each SMX has 64k
of addressable registers available to the threads execut-
ing under it which is a considerable memory storage area
but is often overlooked when implementing algorithms for
GPUs. In fact, Chitty (2014) demonstrated that a con-
siderable improvement in the speed of single dimensional
stack GP could be achieved when utilising the GPU reg-
isters as part of the stack.
A key drawback in using registers to hold the stack
is that they are not indexable. Instead, a conditional
switch statement is required to ensure that the correct
register is accessed when performing a stack operation.
This will inevitably add an overhead to the operation
of GP. However, since GP can be considered as much
memory bound as compute bound due to the high level
of stack operations and the limited memory resources of
GPUs, the benefit of improved memory operations should
outweigh this extra computational cost. An additional
issue is that by increasing the number of registers used
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Table 9: The GPop/s (measured in billions) for each problem instance using an LGP conversion and differing extended
data types representing differing dimension sizes for the two dimensional stack approach with a range of threads within
a block. The best performance for each problem instance is shown in bold.
Problem Num. Data Type
Threads Float2 Float3 Float4
32 15.784 ± 0.053 19.699 ± 0.063 22.493 ± 0.037
64 29.019 ± 0.116 34.726 ± 0.178 38.529 ± 0.349
96 38.163 ± 0.226 43.021 ± 0.234 44.818 ± 0.227
128 44.470 ± 0.429 46.767 ± 0.232 46.746 ± 0.308
256 45.483 ± 0.309 47.065 ± 0.315 46.952 ± 0.273
Sextic 384 43.301 ± 0.261 45.929 ± 0.249 46.096 ± 0.298
512 43.504 ± 0.274 45.126 ± 0.241 45.572 ± 0.260
640 41.655 ± 0.242 43.396 ± 0.289 44.047 ± 0.248
768 37.152 ± 0.240 39.740 ± 0.217 41.372 ± 0.209
896 39.121 ± 0.237 40.369 ± 0.214 41.752 ± 0.202
1024 39.971 ± 0.216 40.407 ± 0.216 41.317 ± 0.240
32 16.865 ± 0.056 21.701 ± 0.072 25.892 ± 0.138
64 30.567 ± 0.159 37.974 ± 0.258 43.234 ± 0.379
96 40.116 ± 0.285 47.844 ± 0.476 48.885 ± 0.278
128 46.904 ± 0.493 46.249 ± 0.154 38.829 ± 0.072
256 48.009 ± 0.351 47.482 ± 0.210 39.481 ± 0.080
Shuttle 384 46.108 ± 0.539 49.528 ± 0.242 42.731 ± 0.118
512 46.051 ± 0.445 47.167 ± 0.161 39.357 ± 0.099
640 43.642 ± 0.318 46.567 ± 0.333 40.175 ± 0.099
768 38.732 ± 0.283 43.788 ± 0.328 44.464 ± 0.214
896 40.218 ± 0.282 44.079 ± 0.292 40.072 ± 0.236
1024 40.953 ± 0.356 41.902 ± 0.203 36.364 ± 0.056
32 14.847 ± 0.002 18.993 ± 0.007 23.460 ± 0.007
64 28.126 ± 0.011 34.597 ± 0.032 38.832 ± 0.029
96 37.342 ± 0.088 32.843 ± 0.021 30.364 ± 0.027
128 33.610 ± 0.017 27.901 ± 0.016 29.815 ± 0.015
256 35.260 ± 0.062 28.756 ± 0.038 30.540 ± 0.010
KDDcup 384 38.467 ± 0.062 30.782 ± 0.043 31.613 ± 0.010
512 37.182 ± 0.021 30.351 ± 0.046 31.779 ± 0.010
640 38.700 ± 0.024 30.617 ± 0.007 34.858 ± 0.018
768 41.376 ± 0.125 36.076 ± 0.019 31.659 ± 0.012
896 41.555 ± 0.016 31.906 ± 0.031 39.234 ± 0.020
1024 37.155 ± 0.037 29.969 ± 0.009 40.700 ± 0.028
32 256.427 ± 0.197 332.988 ± 0.415 398.895 ± 0.779
64 486.622 ± 0.916 619.829 ± 0.993 719.988 ± 2.062
96 683.578 ± 1.911 848.797 ± 2.697 936.386 ± 3.240
128 852.527 ± 2.486 1008.896 ± 2.871 1062.896 ± 2.431
256 1189.307 ± 5.929 1219.041 ± 5.221 1131.851 ± 2.959
20-Mult. 384 1263.537 ± 4.459 1128.878 ± 3.734 1022.320 ± 3.168
512 1242.809 ± 6.919 1107.963 ± 5.070 1014.055 ± 2.691
640 1226.406 ± 5.213 1087.256 ± 4.405 989.376 ± 2.333
768 1155.696 ± 5.002 1156.151 ± 4.025 1075.118 ± 3.091
896 1183.008 ± 4.813 1088.237 ± 4.821 993.639 ± 2.808
1024 1169.623 ± 4.048 1044.892 ± 4.051 966.918 ± 2.750
by a single thread of execution, the maximum number
of threads that can be executed in parallel by the GPU
could be reduced impacting on overall performance.
Since there is the potential that a given candidate GP
program could need a large stack, using registers to hold
the whole stack is considered infeasible. However, a mix
of registers and local memory could be used whereby the
first n levels of the stack use registers and subsequent
levels use the local memory stack which benefits from the
fast on-chip L1 cache memory. It could be considered
from Table 6 that the first few levels of stack memory
are the most important as most candidate GP programs
can be evaluated using a small stack. Subsequently, these
lowest levels of the stack should be represented by regis-
ters.
Listing 4: Code segment demonstrating register file
stack usage and getting a value from the stack
1 register float4 x,y;
2 register float4 StackReg1,StackReg2;
3 float4 stack[50];
4 if (prog[ip]==STACK VALUE) {
5 sp−−;
6 switch(sp) {
7 case 0: x=StackReg1;break;
8 case 1: x=StackReg2;break;
9 default: x=stack[sp];
10 }
11 }
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Table 10: The GPop/s (measured in billions) for each problem instance with the two dimensional stack model using
a float4 data type. A range of threads within a block and a differing range of registers as part of the stack are shown.
The best performance for each problem instance is shown in bold.
Problem Num. Number Of Registers
Threads 1 2 3 4
32 21.681 ± 0.051 22.350 ± 0.069 21.177 ± 0.098 21.025 ± 0.055
64 38.410 ± 0.266 39.588 ± 0.218 38.088 ± 0.246 37.531 ± 0.211
96 47.655 ± 0.267 48.310 ± 0.480 47.060 ± 0.340 41.912 ± 0.176
128 53.068 ± 0.323 51.223 ± 0.339 50.059 ± 0.296 44.463 ± 0.392
256 53.193 ± 0.388 51.224 ± 0.317 50.264 ± 0.209 44.439 ± 0.231
Sextic 384 51.342 ± 0.434 49.767 ± 0.357 48.945 ± 0.334 41.145 ± 0.296
512 50.885 ± 0.298 48.498 ± 0.336 47.994 ± 0.365 37.931 ± 0.184
640 48.496 ± 0.351 43.149 ± 0.217 42.194 ± 0.264 41.222 ± 0.249
768 44.099 ± 0.192 45.506 ± 0.245 44.860 ± 0.368 29.591 ± 0.097
896 45.399 ± 0.263 34.248 ± 0.139 33.087 ± 0.203 32.588 ± 0.237
1024 45.364 ± 0.250 36.099 ± 0.189 35.089 ± 0.103 34.501 ± 0.135
32 23.800 ± 0.121 23.938 ± 0.077 23.454 ± 0.114 23.138 ± 0.096
64 41.735 ± 0.283 42.183 ± 0.371 41.372 ± 0.361 40.540 ± 0.271
96 51.433 ± 0.476 52.150 ± 0.626 46.534 ± 0.467 45.479 ± 0.423
128 54.781 ± 0.540 55.555 ± 0.713 49.809 ± 0.470 48.717 ± 0.410
256 54.915 ± 0.579 55.734 ± 0.496 49.994 ± 0.300 48.744 ± 0.463
Shuttle 384 53.563 ± 0.491 54.268 ± 0.420 45.863 ± 0.346 44.946 ± 0.342
512 51.398 ± 0.390 52.089 ± 0.373 41.374 ± 0.286 40.556 ± 0.347
640 45.757 ± 0.338 46.078 ± 0.464 45.475 ± 0.302 44.357 ± 0.367
768 48.134 ± 0.425 48.787 ± 0.598 32.577 ± 0.155 32.128 ± 0.202
896 34.742 ± 0.236 35.041 ± 0.240 34.565 ± 0.229 33.991 ± 0.230
1024 36.641 ± 0.198 36.992 ± 0.289 36.530 ± 0.218 35.861 ± 0.181
32 22.119 ± 0.006 22.101 ± 0.004 21.735 ± 0.006 21.343 ± 0.004
64 40.069 ± 0.025 40.738 ± 0.016 40.245 ± 0.015 39.199 ± 0.072
96 37.154 ± 0.025 44.624 ± 0.045 44.465 ± 0.030 43.221 ± 0.025
128 36.925 ± 0.056 43.418 ± 0.025 47.963 ± 0.059 46.566 ± 0.110
256 37.911 ± 0.041 44.530 ± 0.048 48.811 ± 0.087 47.539 ± 0.084
KDDcup 384 38.691 ± 0.021 45.473 ± 0.026 46.446 ± 0.028 45.276 ± 0.038
512 39.344 ± 0.019 46.274 ± 0.028 43.566 ± 0.109 42.698 ± 0.021
640 42.917 ± 0.014 48.750 ± 0.047 48.738 ± 0.132 47.618 ± 0.029
768 38.943 ± 0.015 45.946 ± 0.124 35.219 ± 0.017 34.637 ± 0.007
896 39.765 ± 0.008 40.167 ± 0.020 39.734 ± 0.073 39.067 ± 0.014
1024 43.259 ± 0.020 43.998 ± 0.028 43.638 ± 0.039 42.868 ± 0.043
32 334.865 ± 0.411 352.504 ± 0.392 337.995 ± 0.443 329.912 ± 0.341
64 619.352 ± 1.665 652.192 ± 1.422 629.691 ± 1.278 616.685 ± 1.346
96 836.978 ± 2.021 885.453 ± 2.445 859.410 ± 2.985 832.178 ± 3.212
128 1016.015 ± 4.115 1079.990 ± 4.567 1047.476 ± 3.139 1016.706 ± 4.420
256 1254.759 ± 4.384 1378.092 ± 6.138 1386.533 ± 6.740 1330.446 ± 6.889
20-Mult. 384 1173.130 ± 6.597 1326.854 ± 7.343 1411.185 ± 7.914 1257.478 ± 5.566
512 1138.594 ± 4.537 1300.657 ± 5.287 1401.609 ± 7.277 1173.107 ± 4.979
640 1127.237 ± 5.910 1278.740 ± 4.737 1273.437 ± 4.796 1272.889 ± 6.368
768 1169.368 ± 3.726 1275.609 ± 4.481 1318.829 ± 5.718 917.335 ± 3.534
896 1112.279 ± 5.120 1236.303 ± 5.199 976.641 ± 3.171 974.130 ± 3.622
1024 1083.003 ± 4.551 1215.954 ± 6.038 1068.662 ± 4.921 1070.943 ± 4.691
Listing 5: Code segment demonstrating register file
usage and placing a result on the stack after an addi-
tion operation
1 register float4 x,y;
2 register float4 StackReg1,StackReg2;
3 float4 stack[50];
4
5 x=x+y;
6 switch(sp) {
7 case 0: StackReg1=x;break;
8 case 1: StackReg2=x;break;
9 default: stack[sp]=x;
10 }
11 sp++;
Code segments that represent stack operations using
two registers to hold the first two levels of the stack are
shown in Listings 4 and 5. A two dimensional stack is
used through the use of the float4 data type enabling
multiple fitness cases to be considered in a single inter-
pretation of a GP candidate solution. Listing 4 shows the
switch statement required when obtaining an input value
from the stack. Listing 5 demonstrates how the result
of a GP addition operator is placed on the stack using a
switch statement.
The results from using differing numbers of registers to
hold the first few levels of the stack are shown in Table
10. In this case, only the results from using a second di-
mension stack size of four are shown which enables the
use of the float4 extended data type. Experiments were
conducted with smaller two dimensional stack sizes but
the results were less effective than those shown in Ta-
ble 10. Across the four problem instances the results are
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mixed, for the sextic regression problem the best per-
formance comes from using a single register, the Shuttle
classification problem two registers and the remaining two
problem instances, three registers. A possible reason for
this could be the usage of particular levels of the stack.
If for a given problem case the candidate GP solutions
evaluated mostly only use the first level of the stack then
using extra registers could have a detrimental effect on
performance. This correlates with Table 6 whereby for
the sextic regression and Shuttle classification problem
instances, a majority of candidate GP programs can be
evaluated using only two stack levels. Using greater num-
bers of registers can reduce the level of parallelism that
can be achieved as there are a limited number. Moreover,
the use of a larger number of registers to represent the
stack increases the size of the conditional switch state-
ment. However, from the results it could be considered
that the best number of registers to use is two with 256
threads of execution per block. Using the first two levels
of the stack represented by registers and 256 threads of
execution the average performance gain over the results
in Table 9 is 1.09x. Using the peak rates achieved for each
problem instance a performance gain of 1.14x is achieved.
Thus the use of registers to represent part of the stack has
provided a performance gain. Moreover, through the use
of registers, the size of the second dimension of the stack
can be extended to enable four fitness cases to be consid-
ered at each step of a candidate program. This is possible
as the use of registers has further reduced the pressure on
the L1 cache memory. Overall, an average performance
gain of 1.88x has been achieved over the standard single
dimensional stack GPU based BlockGP approach with a
peak 2.11x performance gain. A maximum rate of 55.7
billion GPop/s has been achieved for the Shuttle classifi-
cation problem and 1.4 trillion GPop/s for the multiplexer
problem which benefits from an extra level of bitwise par-
allelism.
7 Conclusions
This paper has taken a two dimensional stack model to
GP that was applied with great success to a CPU archi-
tecture and applied it to a GPU implementation of GP.
By using a two dimensional stack multiple fitness cases
can be considered at each step of a program thereby re-
ducing interpreter overheads and thus improving the ex-
ecution speed. The dimensional stack model for GPU
based GP is more limited than the CPU implementation
due to both the massive level of parallelism available on
GPUs vs CPUs and also the reduced amount of L1 cache
memory available on GPUs. However, even given this
limited model, improvements in the computational speed
were achieved by the two dimensional stack GP model
over the best single dimensional GP model from the lit-
erature, BlockGP.
However, to achieve the best performance from the two
dimensional stack model stack operations need to be re-
duced to relieve the pressure on the L1 cache. This was
achieved by converting GP trees to a Linear GP repre-
sentation which avoids unnecessary stack operations but
enables exactly the same GP trees to be evaluated provid-
ing a direct comparison between the two representations.
To further reduce the pressure on the L1 cache registers
were used to represent the lowest levels of the two dimen-
sional stack. Overall, the two dimensional stack model
for GPU based GP has provided an 1.88x performance
gain over the best GPU based GP approach form the lit-
erature. A peak rate of 55.7 billion GPop/s is achieved
using a single GPU for a classification problem and 1411
billion GPop/s for a boolean multiplexer problem.
Reducing the pressure on the L1 cache memory has
increased the effectiveness of the two dimensional stack
model. Moreover, this demonstrates that GP is as much
memory bound as compute bound and high performance
GP is as reliant on fast memory resources as parallel pro-
cessors. Further work could consider improving the regis-
ter based stack by considering specific interpreters based
upon the the needs of a given candidate GP program.
Furthermore, combining a wider range of memory types
in an attempt to further increase the size of the second di-
mension of the stack may prove beneficial. Finally, since
reducing the amount of stack memory locations required
by a given candidate GP program improves performance,
further work could be conducted in attempting to further
reduce the amount of stack memory required by GP.
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